Aditya Chaubal
 |
Position: Former Research Assistant - M.S. Academic Status: M.S. in Computer Engineering, Completed 2004 Interests: Digital Design using FPGAs, Network Security, Real Time Systems Info: M.S. Thesis: Design and Implementation of an FPGA-based Partially Reconfigurable Network Controller Contact: chaubal@vt.edu |
Back